Features
- Meets PCI Specification 3.0 and PMC bus connector specification IEEE 1386.1-2001. Overcurrent protection of all power levels (+3.3V, +5V, +12V, -12V)
- Supports +5V and +3.3V signaling environment
- Built-in Universal ByteBlaster for loading/programming FPGA/CPLD from all major vendors (placed on the UUT)
- Build-in I2C and SPI master functionality
- IEEE-1149.1 JTAG Boundary Scan port is available to support UUT testing/programming. Easy access to the PCI (PMC) signals via header or Logic Analyzer high density connectors
- Patented mechanical design allows easy access to the connectors on the UUT in any computer case (U.S. Patent 7,186,145)
- Power monitoring and current limiting for voltages on the PCI express test connector; automatic power shut-off when over-current detected
- Master I2C and SPI interfaces
- Implements Universal FPGA Byte Blaster functionality for common FPGA types (Xilinx, Altera, Lattice)
- IEEE-1149.1 JTAG Boundary Scan port is available to support system and board level testing
- Patented mechanical design allows easy access to the connectors on the UUT in any computer case (U.S. Patent 7,186,145)
- Supports 2U and standard computer cases
Standard package includes:
- PCI to PMC Adapter with two brackets (regular and low profile)
- User manual
- Full schematics
- VHDL source code
- Device driver for supporting test card hot swap under Windows/Linux/FreeBSD OS
Product Manual | Product Brief | Software Manual |
---|